Abstract-Research on common-mode-voltage (CMV) reduction in multiphase drive systems has recently met an intensified interest in the available literature. This paper first explores two existing space-vector-based CMV reduction (CMVR) schemes for five-phase voltage source inverters, represented as CMVR1 and CMVR2, which reduce the CMV by 40% and 80%, respectively. Moreover, a new space-vector-based CMVR scheme, termed as CMVR3, is proposed that not only minimizes the CMV but also reduces the overall switching losses when compared with the other schemes. The optimal duty cycles and the switching sequence of all schemes are introduced. Since the implementation of space-vector-based schemes using look-up tables is a relatively complex and time-consuming process, this paper proposes a simpler scalar PWM approach. This approach can easily be implemented using embedded PWM modules of most commercial digital signal processors. To evaluate the performance of the presented CMVR schemes, a detailed evaluation study is presented. The optimal CMVR scheme over the full modulation index range is also highlighted. The theoretical findings are verified using a prototype five-phase induction machine through simulations and experimentally.
Analysis of Scalar PWM Approach With Optimal
Common-Mode Voltage Reduction Technique for Five-Phase Inverters provided a satisfactory operation in terms of input-output current ripples and average switching frequency requirements [7] - [12] . However, most of these techniques correspond to a relatively high common-mode voltage (CMV) and high rates of dv/dt, which are the source of serious impacts on drive systems. The main impacts are faster degradation of the motor bearings due to leakage currents, failure of winding insulation, fault activation of current detection circuits, undesirable electromagnetic interference, and even mechanical vibration [13] , [14] . Typically, 10% of the CMV appears between the motor shaft and frame, allowing leakage currents in the bearings [15] . The output voltage dv/dt generates displacement bearing currents, which may damage the motor bearings [16] . Hence, it is necessary to reduce the CMV magnitude as well as the output voltage dv/dt. The CMV of the two-level inverters can be minimized using additional hardware components such as extra inverter legs and passive CMV filters at the output of the drive, while the most popular and cost-effective approach is the suitable design of PWM techniques that minimize the CMV. Therefore, a body of research in the available literature has been devoted to provide efficient CMV reduction (CMVR) techniques using new and modified modulation and control approaches [13] - [24] . For five-phase VSI drives, the literature demonstrated different CMVR techniques based on space vector PWM (SVPWM) [15] - [17] , carrier-based PWM (CBPWM) [18] - [20] , and model predictive control (MPC) [21] - [23] techniques. The conventional space vector-based CMVR technique for five-phase VSI is developed in [15] for linear mode (LM) and in [16] for overmodulation mode (OM). The technique in [16] reduces the CMV in the OM region by 40% while the low-order voltage harmonics were controlled using the four-active vectors. In [15] , an SVPWM scheme is proposed to reduce the CMV by 80% in the LM region. A significant distortion in the inverter output waveform is observed in this technique due to the utilization of six-neighboring large active vectors. A generalized space vector-based CMVR approach for an odd-phase VSI is introduced in [17] . An extension of the phase-shifted sinusoidal PWM method commonly applied in three-phase systems is introduced in [18] for both five-and six-phase VSIs. An alternative CMVR approach based on CBPWM technique is presented in [19] and [20] for five-phase VSI and coupled inductor inverter. Modified model-predictive control algorithms have also been introduced to reduce CMV in the five-phase VSI drives with sinusoidal output waveforms [21] , [22] and with third-harmonic current injection [23] .
Despite the work provided in this topic, the detailed analyses of switching characteristics and performance have not met the same interest. To this end, this paper first reviews the two space-vectors-based CMVR switching strategies, which reduce the CMV by 40% and 80%, based on the space vector approaches in LM, which are presented in [15] , [17] , and [19] . These schemes are represented as CMVR1 and CMVR2 in this paper. A new space vector-based scheme is then proposed to reduce the CMV and represented as CMVR3. This technique extends the near-state PWM technique initially proposed for three-phase VSIs [24] . This scheme not only reduces the CMV by 80% but also diminishes the switching transition by 20% in each sampling period (subcycle), which reduces the switching losses by only utilizing the five-neighboring large active vectors. A generalized scalar PWM approach for five-phase VSIs, which has a full equivalence and correlation with the space vector algorithm, is proposed to simplify the implementation of space vector-based CMVR technique using commercial digital signal processors (DSPs). A detailed evaluation study to different CMVR techniques is also introduced, including the voltage linear region, closed-form solutions for CMV and the switching losses, the input current stresses, and the output current harmonics in term of harmonic flux analysis. Finally, both simulation and experimental verifications are provided using a five-phase prototype system. This paper is organized as follows. Section II introduces the operating principles, space vector model, and corresponding CMV of the five-phase VSI. Section III reviews the known space vector-based CMVR schemes. Section IV establishes the proposed CMVR3 scheme. Section V gives the generalized scalar PWM approach for the adopted SVPWM schemes. The performance analysis and comparisons of the four PWM schemes are introduced in Section VI. Section VII details the simulation and experimental results. 
II. INVERTER SPACE VECTOR MODEL AND CMV ANALYSIS A. Operational Principles
The inverter pole voltages v pN is defined as
where V dc is the dc-link voltage. Assuming a star-connected load with an isolated neutral, the phase voltage is given by
The inverter modulation index M in LM is defined by whereV * is the peak value of the fundamental output voltage. For a simple representation in the subsequent analysis, the following constants K h , L h , and J h are defined:
where h = 1, 2.
B. Space Vector Model
According to the possible switching vector combinations, the space vector model of the phase voltages in αβ and x y subspaces is determined by applying Clarke's transformation to (3) as follows [5] :
where γ = 2π/5. The obtained voltage space vectors are therefore classified into 30 active and two zero vectors, as shown in Fig. 2 [6] . The active vectors belong to three different groups based on their vector length, which are, namely small (|v s | = 4/5L 2 V dc ), medium (|v m | = 2/5V dc ), and large (|v l | = 4/5L 1 V dc ) vectors in both αβ and x y subspaces, where L h s are defined as given in (5) . Thus, αβ and x y subspaces can be considered as three different and concentric decagons. From Fig. 2 , the large space vectors in the αβ subspace of Fig. 2(a) are the small vectors in the x y subspace of Fig. 2(b) and vice versa.
In the five-phase system, the fundamental and harmonic components of the order (10n + 1) with n ∈ {0, 1, 2, . . .} are mapped to the αβ subspace, while the harmonic components of the order (10n+3) are mapped to the secondary x y subspac. Consequently, the αβ subspace is responsible for fundamental torque production. However, third harmonic injection in the x y subspace can be utilized for torque enhancement [1] . Moreover, the x y subspace can be utilized to operate the five-phase inverters in the overmodulation region [16] . Therefore, in these applications, the VSI has to generate nonzero voltage references in both planes. However, the study in this paper attempts to develop SVPWM and scalar PWM technique with reduced CMVR for sinusoidal output voltage generation. Therefore, in all presented modulation techniques, zero reference x y voltage and current components will be assumed. Moreover, two sector classes are utilized for the αβ subspace, namely, class-A and class-B, as shown in Fig. 2 . Class-A is used with the classical CMVR techniques, while Class-B will be used with the proposed scheme. In Class-B, all sectors are rotated by π/10.
C. Common-Mode Voltage Analysis
The common mode voltage in a five-phase system can be expressed as follows [15] :
According to (6) The standard SVPWM and space vector-based CMVR schemes of five-phase VSIs for LM mode are thoroughly described in [15] and [17] . However, the main details of these schemes will be summarized in this section. Based on these concepts, a new CMVR scheme based on SVPWM is then proposed in Section III-A. Table I lists the switching vectors for all sectors in αβ plane and the corresponding CMV of all existing schemes.
A. Standard SVPWM Scheme
The standard SVPWM method utilizes four (usually two large and two medium) active vectors from αβ subspace in addition to the zero vectors to generate sinusoidal output voltage [11] . Suppose that the reference vector is in sector A1, the available active vectors will then be {10000, 11000, 11001, and 11101}, as shown in Fig. 3(a) . Based on the volt-second balance concept, the reference voltage vector ( v * = Me j θ ) is determined by
where δ i is the duty cycle and subscripts 1→4 refer to the four active vectors (1 ≡ 10000, 2 ≡ 11000, 3 ≡ 11001, and 4 ≡ 11101 in sector A1) and subscripts 0 and 31 refer to the zero vectors {00000} and {11111}, respectively. To generate sinusoidal output voltages, the duty cycles of the selected vectors in an arbitrary sector, s are governed by [6] ⎧
where K h s are defined as given by (5) and s is the sector number.
The maximum voltage gain of the five-phase VSI based on this scheme equals (1/(2K 2 ) = 0.5257) in the LM region [3] . The switching pattern of this scheme in sector A1 as well as the corresponding CMV is shown in Fig. 4(a) , where a peak CMV with a magnitude of ±0.5 V dc is obtained.
B. SVPWMSchemes With CMVR
According to [15] , two CMVR techniques (CMVR1 and CMVR2) were proposed. CMVR1 scheme was able to reduce the peak CMV to ±0.3 V dc by avoiding the zero vectors in CMVR1 scheme, while the CMVR2 scheme reduces the peak CMV down to ±0.1 V dc by selecting appropriate large voltage vectors.
1) SVPWM-VR 1 Scheme: In this scheme, instead of using the zero vectors, two opposite small active vectors in αβ subspace, having the same duty cycles given for the zero vectors by (9) , are utilized. For example, and assuming sector A1, the selected two opposite vectors are {01101} and {10010}, as shown in Fig. 3 (b) and listed in Table I. The peak CMV will then be reduced to 0.3 V dc [see Fig. 4(b) ].
2) SVPWM-CMVR 2 Scheme: A further CMVR can be obtained by utilizing the six neighboring large vectors to the reference vector instead of the employed two large, two medium, and two small vectors in the first scheme. For example, if v * is in sector A1, the selected vectors are {01100, 11100, 11000, 11001, 10001, and 10011} as shown in Fig. 3 (c) and listed in Table I .
Although this scheme reduces the CMV to 0.1 V dc as shown in the switching pattern in Fig. 4(c) , a significant distortion in the output waveform was observed in [15] . This distortion is obtained due to the selection of the six largest vectors, where four of them are outside the sector. This leads to higher error voltage magnitude. The optimal duty cycles that nullify the xy voltage components are found as in the following, while the detailed derivation is given in Appendix A:
where L 2 and K h are defined as given in (5), ϑ = θ − (s − 3)π/5, and s is the sector number.
Equation (10) gives a valid solution over the whole LM range, and therefore sinusoidal output waveforms will be obtained. 
IV. PROPOSED SPACE VECTOR-BASED CMVR3
A new space vector-based CMVR scheme is proposed in this section and is represented as CMVR3. This scheme extends the near-state PWM technique introduced in [24] for three-phase VSIs to the five-phase case. Another sector classification called B1-B10 shown in Fig. 2 will, therefore, be utilized. In this scheme, the five neighboring large vectors from αβ subspace are used to generate the reference output voltage vector. For example, if the reference vector is in sector B1, the selected vectors are (11100, 11000, 11001, 10001, and 10011), as depicted in Fig. 3(d) . The mapping of these vectors to the x y subspace can similarly be obtained from Fig. 2(b) . These five vectors are selected based on the voltage vectors closest to the reference vector. Hence
By solving (11), the duty cycles of this scheme are derived in Appendix B and given by (12) where ϑ = θ − (s − 3)π/5 and s is the sector number.
Since five large vectors are only utilized, (12) yields a valid solution only for a modulation index M between 0.882
2 ). These values represent the limits of LM range of the proposed scheme. Fig. 5 shows the variation of duty cycles based on (12) over a complete fundamental period at these two boundaries of LM region. Clearly, a symmetrical distribution of the duty cycles with positive values is achieved. The selected vectors in each sector are reordered as listed in Table I to minimize the switching commutations in a switching cycle and switching transitions from one sector to the next. Since five large vectors are used in this scheme, one phase voltage out of the five phases will be clamped to the positive or negative dc-link rail in each sector. This reduces the switching transitions by 20%, which represents the most salient merit of this scheme over the CMVR2 scheme, as shown in Fig. 4 
(d).
From a practical implementation perspective, the scalar approach will be favored due to its simplicity. Hence, the next step of this paper is to present a generalized scalar PWM approach, which employs five-phase modulating signals and carrier waveforms, while the same performance of the presented space vector-based CMVR schemes is achieved.
V. GENERALIZED SCALAR PWM APPROACH

A. Basic Concepts
In the proposed scalar PWM approach, the switching pulses for the power switches are obtained by comparing the modulation signals with a high-frequency triangular carrier wave. A high switching state is obtained when the modulating signal is higher than the carrier. Due to the switching pattern symmetry, a single edge from the triangular carrier waves, modulating signals, and the obtained switching pulses is shown in Fig. 4 when the reference voltage vector lays in sector 1. In general, the modulating signals for the leg-p can be defined by (13) where
, ω is the frequency in rad/s, k = 1, 2, . . . , 5, and v zs is a Zero Sequence Signal (ZSS). The ZSS represents an additional degree of freedom that is used to obtain the modulating signals for the analyzed PWM schemes.
B. Scalar PWM Implementation 1) Scalar-SVPWM:
The scalar implementation of the SVPWM is widely addressed in [25] . The modulating signals are sinusoidal with min-max ZSS, which is expressed by
where
The modulating signals that employ ZSS are shown in Fig. 6(a) .
On the other hand, in the implementation of CMVR schemes, two phase-shifted carriers (180°shift of the carrier cycle), rather than a single carrier, are utilized [25] . The choice of the carrier waveform is also a sector dependent or phase order dependent. Table II lists the selected carrier waves for implementing CMVR1, CMVR2, and CMVR3 with the scalar approach, where positive (+) and negative (−) signs denote referencing to the original and the 180°shifted carrier waves, respectively.
2) Scalar-CMVR1: This scheme can be easily adopted here by utilizing a phase-shifted carrier for the minimum and maximum of the modulating signals in each sector based on class-A sectors with the same standard modulating signals shown in Fig. 6 . For example, the modulating signals of phases a and d in sector 1 (which have the maximum and minimum magnitude, respectively, [see Fig. 6 (a)]) are compared with the phase-shifted carrier as shown in Fig. 4(b) .
3) Scalar-CMVR2: Using the same approach, the phaseshifted carrier is utilized here for only the second-and the fourth-order modulating signals in the odd sectors of Class-A, while in the even sectors, the phase-shifted carrier is used for the first-, third-, and fifth-order modulating signals. For example, in sector A1, the phase-shifted carrier is used for phase-b and phase-c, while for sector A2, it is used for phase-b, phase-c, and phase-d, respectively, as given in Table II and shown in Fig. 4(c) . This results in (10000, 11101) in sector 1 are replaced by (10001, 11100), and the zero-vectors in the SVPWM method are replaced by (01100, 10011), which minimizes the peak CMV.
4) Scalar-CMVR3:
In the scalar implementation of the proposed SVM-CMVR3 method, different modulating signals are utilized. The required modulation signals, in this case, are exactly the same of discontinuous PWM, DPWM1 technique, which has the zero-sequence signal obtained by employing the maximum magnitude test [6] 
Although the same modulating signals of DPWM1 are utilized, the implementation of CMVR3 requires two phase-shifted carriers, which are determined from Table II according to Class-B sectors. The modulating and ZSSs of this scheme are shown in Fig. 6(b) . It can be observed that the clamped phase modulating signal is alternated throughout the fundamental period, where the phase modulating signal, which has the maximum magnitude, is clamped to the dc rail with the same polarity. For example, in sector B1, phase-a, which has the maximum magnitude is clamped to the positive dc bus as shown in Fig. 6(b) . The switching pulses generation process in this method and the corresponding CMV are shown in Fig. 4(d) when the reference vector is in sector B1. It can be observed that a minimum CMV of magnitude ±0.1 V dc is obtained. Moreover, the same PWM pattern is observed with the five switching vectors (11100, 11000, 11001, 10001, and 10011).
C. Correlation Between Space Vector-Based Schemes and Scalar PWM Implementation
In order to verify the correlation among space vector-based PWM schemes in Sections III and IV and the scalar PWM implementation approach, some salient points have to be considered.
1) The modulating signals in scalar PWM approach of 
. , e})
and 2) the duty cycles of each subcycle δ j (where j ∈ {I, II, III, . . . , N} and N is the number of subcycles in the switching periods shown in Fig. 4 ). Now, and by applying the volt-second balance concept [3] , [5] , [25] on the switching sequences of Fig. 4 , the duty cycle of each phase δ p can easily be determined in the scalar approach for all PWM schemes from
Moreover, relationships between per-phase duty cycles δ p and duty cycles of each subcycle δ j for sector 1 can be obtained from Fig. 4 , and the results are listed in Table III .
Using (13)- (16) and the relationships given in Table III , it is easy to find the duty cycle of each subcycle δ j for sector 1 in the scalar PWM approach that are equivalent to those calculated in (9), (10), and (12) for the SVPWM schemes. The corresponding results for different schemes are listed in Table IV .
VI. PERFORMANCE ANALYSIS AND COMPARISONS
A. Linear Operating Region
The linear operating region generally determines the output voltage magnitude versus the inverter modulation index and therefore, the dc-bus utilization [3] . In conventional SVPWM, CMVR1, and CMVR2 schemes introduced in Section III, their voltage linearity regions will be the same, where it is limited to M ≤ 1.0515. This can be proved from the duty cycle relations given in (9) and (10) . On the other hand, the linearity region of the CMVR3 scheme is limited to 0.882 ≤ M ≤ 1.0515, as concluded from (12). 
B. Normalized Root-Mean-Square CMV
As far as the CMV magnitude is concerned, the instantaneous CMV v cm is investigated in every subinterval over one switching period for different PWM schemes. The focus will be given for the first sector shown in Fig. 4 . It can be observed that v cm exhibits a staircase waveform. In order to analyze the CMV under each PWM scheme, the mean-squared value of the CMV over one switching period, v 2 cm−MS (microscopic analysis) can be determined as follows:
where T s is the sampling time.
By applying (17) on the switching patterns of the considered PWM schemes [ Fig. 4 ], v 2 cm−MS normalized to V 2 dc /100 is given as Fig. 7 illustrates the normalized root-mean-square (rms)-CMV profile in the first sector, which is simply the square root of (17) , for all presented PWM schemes. Clearly, all CMVR schemes give lower CMV than SVPWM scheme, while the rms-CMV value of both CMVR2 and CMVR3 schemes are equal, constant for any modulation index in their linear region limits and have the minimum CMV magnitude.
Since the v cm−MS has tenfold space symmetry, therefore, the mean-square CMV per fundamental period, V 2 cmf−MS (macroscopic analysis) can be determined as follows:
As a result of (19), a closed-form polynomial function is obtained and written as follows: (20) where CMF is the CMV function of the modulation index with unique coefficients a m and b m for each PWM scheme. After some tedious derivation steps, the CMF over the entire range of M for each of the considered PWM schemes can be given by
Plots of the normalized rms CMV against modulation index are given in Fig. 8 . As can be seen, CMVR schemes show better performance compared to the conventional SVPWM scheme especially for the lower range of the modulation index. Over the whole modulation index range, CMVR2 and CMVR3 schemes have the best performance.
C. Switchin Loss
As widely known, the losses of the power converters are divided into conduction and switching losses. Practically, the conduction losses are the same for different PWM techniques, and typically lower than the switching losses [26] . To obtain a fair comparison between the analyzed PWM schemes in terms of the switching losses, the same average switching frequency is assumed. First, the normalized perphase switching loss in a subcycle P sub−p , which depends on the dc voltage, switching times of the device, number of switching n p , subcycle duration T , and the per-phase load current i p , is introduced. If the dc voltage and the device switching times are assumed constant, P sub− p can then be determined by [26] 
where I 1 is the amplitude of the fundamental current component and k f (= T /T s ) is the normalized subcycle duration. Based on Fig. 4 , the normalized subcycle duration, k f is unity for SVPWM, CMVR1, and CMVR2, while it is 1.25 for CMVR3. Since the effect of load current ripple on the switching losses can be neglected [26] , the phase currents can be simply assumed sinusoidal as
where φ is the power factor angle. For the sake of illustration, the normalized switching loss of phase-a (i.e., P sub−a ) over a complete period is shown in Fig. 9 for different loading power factors. It can be observed that P sub−a is a rectified cosine shape with unit peak amplitude for SVPWM, CMVR1, and CMVR2 schemes. This is due to one switching transition of phase-a exists in every subcycle as shown in Fig. 4(a)-(c) . When CMVR3 is employed, phase-a is clamped for sectors B1 and B6, as illustrated in Fig. 6 (b) which implies that n p = 0. Thus, P sub−a equals zero in these regions. However, in the remaining regions, where n p = 1, it is 1.25 times that of SVPWM and CMVR1, CMVR2 due to the reduction in the subcycle duration. The aforementioned illustration can be extended to the remaining phases and the same observation can be obtained. Consequently, the normalized total switching loss in a complete period can then be determined by [26] Fig. 10 shows a comparison between the analyzed modulation schemes in terms of the normalized subcycle total switching loss over a sector under different power factor angles. For further illustration, the comparison is obtained for two sectors. It can be concluded that the best PWM scheme is CMVR3, which has lower total losses at φ = 0, −18°, −30°, while the SVPWM, CMVR1, and CMVR2 schemes are the best at φ = −60°, as shown in Fig. 10 . It can be noted that the average value of P sub for the SVPWM, CMVR1, and CMVR2 schemes is independent of the power factor and equals 10/π. However, in the case of CMVR3 scheme, it depends on the load power factor as shown in Fig. 10 . Moreover, the ratio (or the normalized value) of the total switching loss P SW for CMVR3 to that of the SVPWM over one sector can be calculated from
As a result of (25), a closed-form function is obtained and written as follows:
where SLF is the switching loss function, which equals one for SVPWM, CMVR1, and CMVR2, while for CMVR3, it is represented as
Fig . 11 shows the SLF variation calculated using (26) against power factor. It is evident that SLF is unity for the SVPWM, CMVR1, and CMVR2 schemes, while in CMVR3 scheme, it is a function of power factor; CMVR3 will be better for |φ| ≤ 50°(i.e., load power factor ≥ 1/(5L 2 ) = 0.6472). This operating region of the power factor represents a common operating region of the drive systems. It can be concluded that the switching losses reduction is up to 15% at unity power factor operation under CMVR3 scheme. Hence, in order to minimize both CMV and switching loss over a wide range of power factor, a combination of the CMVR2 and CMVR3 schemes should be adopted.
D. Input Curren Ripple
Since the inverter dc-link current ripple highly affects the dc-link capacitor sizing [10] , this section studies the effect of the adopted PWM schemes on the dc-link current ripple. For simplicity, the following analysis neglects the switches' deadtime interval and the reverse recovery current of the inverter freewheeling diodes. Based on these assumptions, the input dc-link current can be determined as follows:
For the sake of illustration, the dc input current in case of CMVR2 scheme is taken as an example, which can be determined based on the switching pattern of Fig. 4(c) as follows:
The same can be written for other PWM schemes.
Due to the PWM nature, the dc-link current i dc is divided into two components, namely, average componentī dc and ripple componentĩ dc as follows:
The average dc-currentī dc can be determined from (31) based on the power invariant concept between the input and output sidesī
where I 1 is the effective fundamental current. The mean-square value of the dc current i 2 dc over a subcycle can therefore be obtained by
Substituting (29) into (32) and performing the integration i 2 dc,MS is deduced as in (33), as shown at the bottom of this page, for the analyzed schemes where the constant C k is defined as
where γ = 2π/5 and k ∈ {1, 2, . . . , 5}. Hence, the per-fundamental period mean-square dc-current, I 2 dcf,MS is given by
The effective value of the ripple component of the input current, which represents the capacitor ripple currentĨ dc is
Since the ratio between the mean-square ripple component of the dc-current obtained from (36) and the output current is defined by the capacitor-current stress factor K dc [10] . The smaller the value of K dc , the lower the dc-link capacitor size with longer lifetime. Figs. 12 and 13 show the variation of K dc against the operating parameters φ and M for all schemes where the following points can be concluded. 1) For SVPWM and CMVR1 schemes, the maximum ripple occurs at φ = 0 and at M ≈ 1/ √ 3.
2) The dc-link current ripple of both CMVR2 and CMVR3 schemes is highly dependent on both M and φ. It decreases when either M or cos φ increases. The CMVR2 and CMVR3 schemes have a superior dc-link current characteristic compared to the other schemes at lower values of the power factor angle. Yet, it is also fair to highlight that CMVR2 has lower dc-link current characteristics than CMVR3. In order to obtain a full vision of the dc-current ripples, Fig. 14 shows the contour plots of K dc over a wide range of M and φ for all schemes. It can be observed that CMVR schemes highly affect the shape and the value of the dc-current ripple, which is owed to zero vectors cancellation. Based on Fig. 13 , it is obvious that CMVR2 and CMVR3 schemes have higher K dc than SVPWM and CMVR1. However, the two CMVR schemes have superior dc current-ripple characteristics at high power factor and high M operating conditions.
E. Harmonic Flux Analysis
Due to the discrete nature of the PWM techniques, an error voltage vector v is generated between the reference voltage vectorv * and the actual inverter output voltage vector v at any arbitrary time instant [8] , [11] . This error voltage leads to a corresponding load current ripple ī which increases the torque ripple and harmonic losses in case of a motor load. In three-phase systems, the load current ripple can be directly derived from the harmonic flux vector λ (the integral of error voltage vector) by dividing it by the machine equivalent inductance [12] . However, in the multiphase systems, the load current ripple analysis will be more challenging since the harmonic flux in each subspace (αβ and x y) yields a corresponding current ripple based on the equivalent inductance of each subspace. Hence, for the sake of simplicity, the harmonic flux analysis will be alternatively used [8] .
Due to the fact that the analyzed PWM schemes differ in the selected voltage vectors and therefore, their sequence, the harmonic flux of each scheme is unique. The harmonic flux vector λ can be evaluated from (37), by considering zero reference space vector in the x y subspace to ensure a sinusoidal output [11] 
wherev is an arbitrary voltage vector andv * is the reference voltage vector.
Since there are different orders and vector sequences for the analyzed PWM schemes, the harmonic flux of each scheme is unique.
Equation (38) is a generalized equation that can be used to determine the harmonic flux during a segment j (where j ∈ {I, II, III, . . . , N} and N is the number of segments in the switching intervals shown in Fig. 4) , by only considering the respective voltage vectors ordering
where δ m and v m are the duty cycle and voltage vector, respectively, during a segment m, and δ = t/T s and t j −I ≤ t ≤ t j (i.e., t for each interval is governed by its boundaries, as shown in Fig. 4 ). Based on (38) and after normalizing the space vector magnitude with V dc /2, the mean-square value of the harmonic flux characteristics in αβ and x y planes for all five phases over a switching period (0
Hence, the per-fundamental cycle mean-square harmonic flux for the five-phase λ 2 abcde−MSf is given by
Due to symmetry, the same conclusions can be observed from (39) and (40). Figs. 15 and 16 show the mean-square harmonic flux characteristics for different schemes and the following conclusions can be made.
1) The mean-square value of the harmonic flux is highly dependent on the modulation index and PWM scheme. 2) The harmonic flux of CMVR schemes is significantly higher than that of the SVPWM method in αβ plane due to the absence of zero vectors.
3) The harmonic flux is zero in both planes for the SVPWM scheme at M = 0. This is owed to the zero-modulation index leading to zero error voltage vectors. However, regarding to CMVR1 and CMVR2 schemes, when M = 0, the error voltage vectors are nonzeros due to the replacement of the actual zero vectors with two opposite active vectors. These error voltage vectors lead to nonzero harmonic fluxes at M = 0 as shown in Figs. 15 and 16 . 4) In all planes, the harmonic flux content of the CMVR1 scheme equals that of SVPWM at M = 1.05, which represents the LM limit, as expected. 5) Based on Fig. 16 , the harmonic flux content is the same for both CMVR2 and CMVR3 schemes in their common operating region. Therefore, the same harmonic current will be expected. Based on the switching losses characteristics, the proposed CMVR3 scheme is therefore recommended in the region of 0.882 ≤ M ≤ 1.05. 6) In x y plane, the harmonic flux of SVPWM scheme increases with the modulation index, while for both CMVR2 and CMVR3 schemes, it will be much lower for higher modulation indices. Finally, Table V summarizes a comparison between the analyzed PWM schemes according to the presented performance criteria. In conclusion, the proposed CMVR3 scheme has the same characteristics as CMVR2 scheme in the operating region (0.882 ≤ M ≤ 1.05), while the salient benefit is in the reduced switching losses.
Outside of this region of modulation index, CMVR2 scheme with the duty cycles calculated from (10) is the optimum, while in all operating region SVPWM has the superior dc-current and harmonic flux characteristics. Therefore, a hybrid CMVR technique should be utilized between CMVR2 and CMVR3 methods in order to effectively reduce the CMV with a wide operating region range. In addition, as concluded from [14] in the case of three-phase VSIs, without changing the CMVR strategies, the use of high-frequency silicon carbide devices instead of the traditional silicon devices in the implementation of the power circuit improve the inverter switching characteristics and input-output waveform quality, especially when the CMVR strategies are applied. 
VII. SIMULATION AND EXPERIMENTAL RESULTS
In this section, the main conclusions given in Sections III-VI are verified using simulation models with the aid of MATLAB/SIMULINK, and experimentally using the prototype system shown in Fig. 17 . In the experimental implementation, a custom-made five-phase VSI circuit is built using ten IRFP460 MOSFETs and SEMIKRON SKHI22A drivers to fed a 5.5-kW, 2-pole, 30 slots, five-phase induction machine (IM). The machine parameters are given in Appendix C.
A Texas Instrument DSP (TMS320f28335) is used to implement the scalar PWM approach and control the inverter switches [27] . It has six enhanced PWM modules. Five of them will be used in the implementation. The implementation steps of the scalar PWM approach with this DSP is given in [25] and [27] .
In both simulation and experimental studies, dc-link voltage is adjusted at 100 V and the dc-link filter inductor and capacitor are taken to be 5 mH and 1500 μF. The output frequency is set to 25 Hz. To obtain a fair PWM ripple performance comparison, the carrier frequency of CMVR3 is set 5/4 (k f = 1.25) times the carrier frequency of other schemes (5 kHz). Thus, the same average switching frequency will be obtained for all schemes.
A. Results for Inverter Output Side
The simulation results of the CMV waveforms of the analyzed PWM schemes are shown in Fig. 18 . Due to the utilization of zero vectors, the conventional SVPWM generates a CMV with a peak value of 50 V = 100 V/2. After substituting the zero vectors by active vectors in CMVR1 scheme, the peak value of the CMV is reduced to 30 V. Under the CMVR2 and CMVR3 schemes, the peak CMV is reduced to only 10 V. Fig. 19 compares the analytical closed-form expressions given in (19) with the experimental results of the rms-CMV value versus the modulation index under different schemes. The agreement between the calculated and measured values verifies the provided analysis. Clearly, the proposed CMVR schemes (2 and 3) provide the lower rms CMV at all measured values. 20 shows the experimental waveforms for the phase voltage and the CMV for the conventional SVPWM and the three CMVR schemes, which perfectly match the simulation results. For the conventional SVPWM technique, the peak-topeak CMV is about 100 V and decreases to about 60 V under the CMVR1 scheme and about 20 V for both CMVR2 and CMVR3 schemes, respectively. It can be observed from Fig. 20 that some voltage spikes are found in the CMV waveforms. This is due to the dead-time effect, and it can be eliminated by applying the proposed algorithm in [28] . Fig. 21 shows the experimental results for the output line voltage and current waveforms for IM load when operating at half-load condition. In all cases, the same current magnitude is obtained. The output currents are nearly sinusoidal with low distortions. To highlight this point, the experimental αβ and xy components trajectory of the motor currents at M = 0.9 and output frequency of 25 Hz are shown in Fig. 22 . Clearly, the conventional SVPWM scheme corresponds to minimam x y current components than all CMVR schemes as expected in the analysis section, while the CMVR3 scheme introduces xy current components with considerable magnitude. The induced x y current components consequently generate low-order current harmonics, especially the third harmonic component as depicted by the motor current spectra shown in Fig. 23 . The CMVR3 scheme gives rise to a slightly higher third harmonic current component. Under steady-state operation, the contribution of the x y current component to the torque production can be merely neglected [2] . analysis tool in MATLAB with a maximum frequency of 25 kHz. Moreover, the CMVR2 and CMVR3 schemes correspond to an approximate performance.
B. Results for Inverter Input Sid
According to the analysis of the input current ripples given in Section VI-D, the dc-link capacitor rms current is influenced by the modulation index and load power factor for each PWM scheme. Simulation and experimental verifications have been carried out in this section to prove the theoretical developments.
In the simulation results, two different kinds of load are considered in order to obtain near sinusoidal output currents with two different power factors with phase angles of φ = 0 and φ = 36.87°, respectively, at an output frequency of 50 Hz. Table VII shows the per-phase load parameters and configurations for each load. In order to obtain an accurate measurement, an inductance of 10 mH has been inserted between the dc-supply and the dc-link capacitors. Thus, the accomponent of the inverter input current flows through the capacitor. In both cases, a dc-link capacitor of 100 μF is used. For both loads (Load 1 and Load 2), the dc-link voltage and current were measured for a wide range of M with various PWM schemes. Fig. 24 shows the calculated capacitor-current stress factor K dc . It can be noted that large capacitance leads to minimal dc-link voltage ripples. In spite of the small error obtained, the calculated K dc from the simulation results matches the analyzed values shown in Figs. 12-14 for high modulation index region. However, significant errors between the simulation results and the theoretical analysis can be observed at low modulation index region. This is owed to the assumption made of a perfect sinusoidal load line current, while, practically, the output current will be usually contaminated with low-order harmonics at low modulation index. In this region, the harmonics magnitude percentage is increased with respect to the fundamental component. The distortions in output currents are expected from the harmonic flux analysis shown in Fig. 16 . Therefore, in order to achieve a fair comparison at the low modulation index region, the output current harmonics should be considered in the analysis of the dc-link ripples, which clearly complicate the mathematical derivation.
Moreover, the performance of the inverter input side is experimentally investigated for an RLC load (Load 2 in Table VII ). The test is carried out at M = 0.9 and f = 25 Hz. Fig. 25 shows the experimental waveforms of the load phase voltage v a , phase current i a , capacitor current i C , and input dc-current i dc , respectively, for the considered PWM schemes at these assumed conditions. It can be observed from the phase voltage and current waveforms that unity power factor is achieved in all schemes with a near sinusoidal current waveform. The value of the capacitor-current stress factor K dc is evaluated using the measured values of the phase current, dc-link capacitor current, and dc current. Table VIII lists the obtained results of K dc using the experiment and compares it with the results obtained based on both analytical and simulation results. The results are matched and the obtained error between the simulation and experimental results is owed to the output current ripple (which is neglected in the analytical solution) and the unmodeled phenomena. Clearly, the minimum K dc is obtained from CMVR2 as predicted from the analysis section [ Fig. 12] .
It is worth mentioning that the CMV is a zero-sequence component. With the well-established fact in [1] that the zero subspace can be assumed as a nonflux/nontorque producing subspace, there will be no notable difference in the CMV between a practical motor load and a passive star-connected load. So, the magnetic coupling effects can be neglected in this case. To depict the full image, the main difference appears in the possible higher distortion in the obtained current waveform when a motor load is employed because of the induced x y voltage components. The corresponding x y current component in a motor load will likely be higher-if for no other reason than because of the relatively low impedance of this subspace, especially when a stator with a double layer winding is employed.
In conclusion, although the CMV is reduced, the input and output current ripples are increased by the proposed methods. The choice is application dependent. A significant reduction of the peak to peak and rms of the CMV can be obtained with CMVR2 and CMVR3 schemes with an acceptable distortion in the machine line current. While in these schemes, the same voltage steps in the CMV are obtained, and hence they would both have the same dv/dt, and both of them would have the same influence on the machine's bearings.
VIII. CONCLUSION
This paper introduced a generalized scalar PWM strategy to reduce the common-mode voltage of a five-phase VSI. Three PWM schemes for common-mode voltage reduction were introduced. The CMV was reduced up to 80% compared with the conventional SVPWM scheme. A comprehensive analysis of these schemes in terms of voltage linearity region, common-mode voltage, switching losses, input current stresses, and output current harmonics was presented. The given analysis proved that the CMVR2 and CMVR3 schemes give the minimum possible CMV for a five-phase VSI. Although the CMVR3 can effectively reduce the switching losses by about 15%, the CMVR2 has a wider linear operating region than CMVR3; the latter has a better performance in high modulation index region between 0.882 ≤ M ≤ 1.0515. In terms of the dc-link current stresses, both schemes have a superior characteristic compared with the other presented PWM schemes especially at high-load power factor. As a consequence, to all CMVR techniques, the load voltage and current will experience higher distortion since a higher harmonic flux will be obtained. Nevertheless, both CMVR2 and CMVR3 schemes give similar output current harmonics. Applying the volt-second balance concept to sector A3 in the αβ subspace of Fig. 2(a) gives v * αβ =δ 1 v 1αβ +δ 2 v 2αβ + · · · +δ 5 v 5αβ +δ 6 v 6αβ (A1) Accordingly, in Fig. 2(b) , the corresponding x y subspace reference voltage for v * xy = 0 to generate sinusoidal outputs is given by 0 =δ 1 v 1xy +δ 2 v 2xy + · · · +δ 5 v 5xy +δ 6 v 6xy .
Equations (A1) and (A2) can be rewritten in the matrix form as
The duty cycles are governed by δ 1 +δ 2 +δ 3 +δ 4 +δ 5 +δ 6 = 1
By solving (A2) with the constraints given in (A7), the optimized duty cycles of CMVR2 scheme for generating sinusoidal outputs will be as given in (10) .
APPENDIX B DUTY CYCLE CALCULATIONS FOR CMVR3
Following the same procedure in Appendix-A for calculating the duty cycles of CMVR3 in sector B3, as an example. Based on the selected vectors in αβ subspace of Fig. 2(a) and their mapping to the x y subspace in Fig. 2(b) , (10) can be written as
By solving (B1), the duty cycles of this scheme will be as given in (12) .
APPENDIX C FIVE-PHASE INDUCTION MACHINE PARAMETERS
See Table IX. 
